![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
Interrupt Status Flags.
| #define MXC_F_UART_INT_FL_BREAK ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_BREAK_POS)) |
INT_FL_BREAK Mask
| #define MXC_F_UART_INT_FL_BREAK_END ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_BREAK_END_POS)) |
INT_FL_BREAK_END Mask
| #define MXC_F_UART_INT_FL_BREAK_END_POS 9 |
INT_FL_BREAK_END Position
| #define MXC_F_UART_INT_FL_BREAK_POS 7 |
INT_FL_BREAK Position
| #define MXC_F_UART_INT_FL_CTS ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_CTS_POS)) |
INT_FL_CTS Mask
| #define MXC_F_UART_INT_FL_CTS_POS 2 |
INT_FL_CTS Position
| #define MXC_F_UART_INT_FL_FRAME ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_FRAME_POS)) |
INT_FL_FRAME Mask
| #define MXC_F_UART_INT_FL_FRAME_POS 0 |
INT_FL_FRAME Position
| #define MXC_F_UART_INT_FL_PARITY ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_PARITY_POS)) |
INT_FL_PARITY Mask
| #define MXC_F_UART_INT_FL_PARITY_POS 1 |
INT_FL_PARITY Position
| #define MXC_F_UART_INT_FL_RX_FIFO_LVL ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_FIFO_LVL_POS)) |
INT_FL_RX_FIFO_LVL Mask
| #define MXC_F_UART_INT_FL_RX_FIFO_LVL_POS 4 |
INT_FL_RX_FIFO_LVL Position
| #define MXC_F_UART_INT_FL_RX_OVR ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_OVR_POS)) |
INT_FL_RX_OVR Mask
| #define MXC_F_UART_INT_FL_RX_OVR_POS 3 |
INT_FL_RX_OVR Position
| #define MXC_F_UART_INT_FL_RX_TO ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_RX_TO_POS)) |
INT_FL_RX_TO Mask
| #define MXC_F_UART_INT_FL_RX_TO_POS 8 |
INT_FL_RX_TO Position
| #define MXC_F_UART_INT_FL_TX_FIFO_AE ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_FIFO_AE_POS)) |
INT_FL_TX_FIFO_AE Mask
| #define MXC_F_UART_INT_FL_TX_FIFO_AE_POS 5 |
INT_FL_TX_FIFO_AE Position
| #define MXC_F_UART_INT_FL_TX_FIFO_LVL ((uint32_t)(0x1UL << MXC_F_UART_INT_FL_TX_FIFO_LVL_POS)) |
INT_FL_TX_FIFO_LVL Mask
| #define MXC_F_UART_INT_FL_TX_FIFO_LVL_POS 6 |
INT_FL_TX_FIFO_LVL Position