![]() |
MAX32675 Peripheral Driver API
Peripheral Driver API for the MAX32675
|
Macros | |
| #define | MXC_F_DMA_STATUS_STATUS_POS 0 |
| #define | MXC_F_DMA_STATUS_STATUS ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_STATUS_POS)) |
| #define | MXC_F_DMA_STATUS_IPEND_POS 1 |
| #define | MXC_F_DMA_STATUS_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_IPEND_POS)) |
| #define | MXC_F_DMA_STATUS_CTZ_IF_POS 2 |
| #define | MXC_F_DMA_STATUS_CTZ_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_CTZ_IF_POS)) |
| #define | MXC_F_DMA_STATUS_RLD_IF_POS 3 |
| #define | MXC_F_DMA_STATUS_RLD_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_RLD_IF_POS)) |
| #define | MXC_F_DMA_STATUS_BUS_ERR_POS 4 |
| #define | MXC_F_DMA_STATUS_BUS_ERR ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_BUS_ERR_POS)) |
| #define | MXC_F_DMA_STATUS_TO_IF_POS 6 |
| #define | MXC_F_DMA_STATUS_TO_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_TO_IF_POS)) |
DMA Channel Status Register.
| #define MXC_F_DMA_STATUS_BUS_ERR ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_BUS_ERR_POS)) |
STATUS_BUS_ERR Mask
| #define MXC_F_DMA_STATUS_BUS_ERR_POS 4 |
STATUS_BUS_ERR Position
| #define MXC_F_DMA_STATUS_CTZ_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_CTZ_IF_POS)) |
STATUS_CTZ_IF Mask
| #define MXC_F_DMA_STATUS_CTZ_IF_POS 2 |
STATUS_CTZ_IF Position
| #define MXC_F_DMA_STATUS_IPEND ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_IPEND_POS)) |
STATUS_IPEND Mask
| #define MXC_F_DMA_STATUS_IPEND_POS 1 |
STATUS_IPEND Position
| #define MXC_F_DMA_STATUS_RLD_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_RLD_IF_POS)) |
STATUS_RLD_IF Mask
| #define MXC_F_DMA_STATUS_RLD_IF_POS 3 |
STATUS_RLD_IF Position
| #define MXC_F_DMA_STATUS_STATUS ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_STATUS_POS)) |
STATUS_STATUS Mask
| #define MXC_F_DMA_STATUS_STATUS_POS 0 |
STATUS_STATUS Position
| #define MXC_F_DMA_STATUS_TO_IF ((uint32_t)(0x1UL << MXC_F_DMA_STATUS_TO_IF_POS)) |
STATUS_TO_IF Mask
| #define MXC_F_DMA_STATUS_TO_IF_POS 6 |
STATUS_TO_IF Position